DARPA’s PICASSO programme launched to scale PIC systems
The deadline for PICASSO proposals is 6 March 2026, with Phase 1 running from July 2026 to January 2028 (Image: DARPA)
The US defence agency is targeting circuit-level design to overcome noise and scaling limits in PIC architectures
Register for FREE to keep reading
Join 15,000+ photonics professionals staying ahead with:
- Exclusive insights, funding alerts & market trends
- Curated newsletters and digital editions
- Access to The Photonics100 list of R&D champions
- Exclusive panels & roundtables for professional development
- Technical White Papers & product updates to guide smarter decisions
Sign up now
Already a member? Log in here
Your data is protected under our privacy policy.
